The article is written in Verilog
1
2
3
4
5
6
7
module main;
  initial
    begin
      $display("Hello World!");
      $finish;
    end
endmodule